Ansys Announces GlobalFoundries Certification of Semiconductor Tools for GF 22FDX Platform
December 8, 2022 | ANSYSEstimated reading time: 1 minute
Ansys announced that GF has certified Ansys RedHawk-SC, Ansys RaptorH and Ansys HFSS semiconductor tools for its flagship 22FDX platform. The GF certification enables chip designers to reduce costs by eliminating wasteful safety margins and improving system performance, without compromising reliability or risking unexpected and damaging interactions between design elements.
GF’s 22FDX platform is a popular choice for Internet of Things (IoT), smart mobile, and automotive markets, and GF’s certification ensures that Ansys tools provide unparalleled predictive accuracy in verifying the correct functioning of ultra-low power, high-speed and radio frequency (RF) designs.
RedHawk-SC uses sophisticated, proprietary algorithms to verify a chip’s power supply integrity and electromigration reliability for both digital designs and analog designs. RaptorH and HFSS analyze electromagnetic coupling to verify high-speed performance. The Ansys tools were certified by GF to provide predictively accurate results for 22FDX following extensive testing on a broad array of test cases and real-life design examples.
“The certification of Ansys’ Redhawk-SC, RaptorH and HFSS products enables our joint customers to use these popular signoff tools with full confidence in their predictive accuracy,” said Richard Trihy, vice president of Design and Technology Enablement at GF. “Through our collaboration with Ansys, customers can push the boundaries of ultra-low power design and feature integration of our unique 22FDX platform.”
"Ansys is committed to staying on the forefront of process technology development and supporting our foundry partners, as well as our customers, in their choice of optimal silicon technology," said John Lee, vice president and general manager of the electronics, semiconductor and optics business unit at Ansys. "Our latest certification reflects the importance our ongoing relationship with GF and enables us to provide our customers with the support they need throughout the design process.”
Suggested Items
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
On the Line With… Talks With Cadence Expert on SI/PI for PCB Designers
05/02/2024 | I-Connect007In “PCB 3.0: A New Design Methodology—SI/PI for PCB Designers,” subject matter expert Brad Griffin, Cadence Design Systems, discusses how an intelligent system design methodology can move some signal and power integrity decision-making into the physical design space, offering real-time feedback.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.