Cadence Quantus FS Solution Achieves Certification for Samsung Foundry’s SF4, SF3E, SF3 Process Technologies
January 26, 2023 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced that Samsung Foundry has certified the Cadence Quantus FS solution for its SF4, SF3E and SF3 process technologies. During the Samsung Foundry certification process, the Quantus FS solution successfully demonstrated improved accuracy (tighter mean and standard deviation) versus foundry criteria, ensuring customers can achieve optimal design accuracy and performance. In addition, the certification included verification of capacitance and resistance of BEOL and FEOL, wire via resistance variation and litho bias modeling. Customers can immediately deploy the Quantus FS solution—for library IP characterization, AMS and interface IP, sensors, high-frequency analog and mixed-signal designs, and critical nets in all custom/analog designs—and sign off with confidence.
Included with Cadence’s Quantus Extraction Solution, the Quantus FS solution is a random-walk field solver, utilizing a massively parallel architecture that handles the largest designs, provides faster throughput and linearly scales up to 1000s of CPUs. The built-in 3D capacitance field solver is cloud-ready and production-proven, offering a flexible, scalable modeling platform that enables faster implementation of the Samsung Foundry’s advanced process technologies such as SF4, SF3E and SF3. The Quantus Extraction Solution and the Quantus FS solution are part of Cadence’s broader digital full flow and support the Cadence Intelligent System Design™ strategy, enabling system-on-chip (SoC) design excellence.
“Our continued collaboration with Cadence has focused on delivering novel technologies to our mutual customers at advanced process technologies,” said Sungjae Lee, vice president of the Design Enablement team at Samsung Foundry. “Cadence’s understanding of the complex Gate-All-Around (GAA) modeling features combined with its deep engineering expertise, agility and collaborative approach is very complementary to our own approach in working with our customers. Cadence delivered on all of our accuracy and performance requirements, demonstrating tighter correlation with our golden reference data in a timely manner.”
“The best way to support our customers is to bring innovative products to market that provide efficiencies and speed time to market,” said Vivek Mishra, corporate vice president in the Digital and Signoff Group at Cadence. “We collaborated with Samsung Foundry during the initial technology development process to ensure all the requirements were met and implemented in the Quantus FS solution for easy, early customer adoption of the process technologies. The successful completion of the certification process is a win-win for Samsung Foundry and Cadence as well as for our mutual customers.”
Suggested Items
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
On the Line With… Talks With Cadence Expert on SI/PI for PCB Designers
05/02/2024 | I-Connect007In “PCB 3.0: A New Design Methodology—SI/PI for PCB Designers,” subject matter expert Brad Griffin, Cadence Design Systems, discusses how an intelligent system design methodology can move some signal and power integrity decision-making into the physical design space, offering real-time feedback.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.