-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueThe Growing Industry
In this issue of PCB007 Magazine, we talk with leading economic experts, advocacy specialists in Washington, D.C., and PCB company leadership to get a well-rounded picture of what’s happening in the industry today. Don’t miss it.
The Sustainability Issue
Sustainability is one of the most widely used terms in business today, especially for electronics and manufacturing but what does it mean to you? We explore the environmental, business, and economic impacts.
The Fabricator’s Guide to IPC APEX EXPO
This issue previews many of the important events taking place at this year's show and highlights some changes and opportunities. So, buckle up. We are counting down to IPC APEX EXPO 2024.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - pcb007 Magazine
Estimated reading time: 13 minutes
Conversations with...HSIO President Jim Rathburn
Rathburn: By using thin LCP dielectric layers in the 15 to 75 micron range, we can hit a sweet spot for single ended or differential impedance tuning with much tighter tolerance and truer match with lines and spaces in the same range and maintain an aspect ratio conducive to solid copper vias. With the fusion bonding process resulting in an essentially 3D matrix of high-speed circuits and vias completely surround by a common low-dielectric constant and eliminated lossy solder mask, we have seen significant signal integrity improvements over conventional construction beyond 40 GHZ. Another big advantage is the capacitive loading effects are much easier to manage which is important for many of the low-power architectures. The fusion process also allows for embedded passive function that can be a big benefit for signal conditioning and tuning with potential SMT component reduction near the high-density regions.The graphic below shows basic design rules for single-ended circuit construction tuned with the LCP design rules. These principles are an example, and apply to differential lines as well as microstrip designs as appropriate.
You can see there is opportunity to improve the performance of existing designs with larger line and space geometries with extension to line and space reduction to improve routing capability and layer count, providing several generations of line and space reduction as the customers adopt our design rules.
Beaulieu: Can you tell us how you developed this process?Page 2 of 4
More Columns from It's Only Common Sense
It’s Only Common Sense: Great Ideas From John Mitchell’s Book on Hiring HabitsIt’s Only Common Sense: Would You Join Your Own Company?
It’s Only Common Sense: Nice Guys Really Can Finish First
It’s Only Common Sense: OCCAM—the Time Is Now
It’s Only Common Sense: Here’s What To Do After IPC APEX EXPO 2024
It’s Only Common Sense: 16 Proven Strategies for Making the Most of Your Trade Show Dollars
It’s Only Common Sense: When Your Company Starts Running Out of Popcorn
It’s Only Common Sense: Meet the New Young Guns in Sales