Samsung Foundry Adopts Spectre X Simulator for 5nm Design
December 9, 2020 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. has announced that Samsung Foundry has adopted the Cadence® Spectre® X Simulator for its latest 5nm PCI Express® (PCIe®) PHY IP for automotive, mobile, consumer and healthcare applications. Using the Spectre X Simulator’s multi-core scalability, customers can achieve up to 10X simulation performance gains for large, post-layout designs while maintaining golden accuracy.
Designing at advanced nodes requires parasitic inclusion and simulation to maintain design quality. Samsung Foundry selected the Spectre X Simulator as its plan of record for the foundry design team because it offers the higher capacity analog simulation needed for advanced-node designs, while also increasing performance and maintaining accuracy. Using the simulator’s verification mode setting, Samsung can solve long-standing simulation capacity problems. Additionally, the simulator enabled easy adoption that got the foundry design team up and running promptly.
“The Spectre X Simulator provided us with the capacity and accuracy we needed to deliver our high-quality 5nm PCIe PHY IP with speed and confidence,” said Sangyun Kim, Vice President of Foundry Design Technology Team at Samsung Electronics. “With the 10X performance gain we achieved, we can now analyze the post-layout impact on advanced-node designs and fix issues earlier in the design cycle.”
The massively parallel Spectre X Simulator maintains the golden accuracy customers have come to expect from over 25 years of Spectre industry leadership in analog, mixed-signal and RF applications. The simulator supports the Cadence Intelligent System DesignTM strategy, enabling design excellence.
Suggested Items
Elevating PCB Design Engineering With IPC Programs
04/24/2024 | Cory Blaylock, IPCIn a monumental stride for the electronics manufacturing industry, IPC has successfully championed the recognition of the PCB Design Engineer as an official occupation by the U.S. Department of Labor (DOL). This pivotal achievement not only underscores the critical role of PCB design engineers within the technology landscape, but also marks the beginning of a transformative journey toward nurturing a robust, skilled workforce ready to propel our industry into the future.
IPC Design Competition Champion Crowned at IPC APEX EXPO 2024
04/24/2024 | IPCAt IPC APEX EXPO 2024 in Anaheim, California, five competitors squared off to determine who was the best of the best at PCB design.
Altus Group Helps BitBox Unlock Productivity and Efficiency Gains with New Reflow Oven
04/22/2024 | Altus GroupAltus Group, a leading provider of capital equipment, has recently assisted BitBox, a UK-based electronics design, engineering and manufacturing company in upgrading its operations with the implementation of a new reflow oven from Heller Industries.
Real Time with... IPC APEX EXPO 2024: Exploring IPC's PCB Design Courses with Kris Moyer
04/18/2024 | Real Time with...IPC APEX EXPOGuest Editor Kelly Dack and IPC instructor Kris Moyer discuss IPC's PCB design training and education offerings. They delve into course topics such as design fundamentals, mil/aero, rigid-flex, RF design, and advanced design concepts. They also highlight material selection for high-speed design, thermal management, and dissipation techniques. The interview wraps up with details about how to access these courses online.
Cadence Unveils Palladium Z3 and Protium X3 Systems
04/18/2024 | Cadence Design SystemsThe Palladium Z3 and Protium X3 systems offer increased capacity, and scale from job sizes of 16 million gates up to 48 billion gates, so the largest SoCs can be tested as a whole rather than just partial models, ensuring proper functionality and performance.