The Impact of Vias on PCB Assembly


Reading time ( words)

The continuing trend towards smaller and smaller devices with even more functionality has resulted in a dramatic reduction in the size of components, silicon packages, and the PCBs themselves. Component technologies such as BGAs and CSPs have challenged PCB manufacturing technologies due to the number of input/output connections and tighter and tighter pitches associated with these devices. Don’t forget the costs associated with fabrication.

Via technology—including blind and buried—has been one of the solutions to address the miniaturization and component density challenges in current electronic assemblies. Advantages include improved electrical and thermal performance; increased wiring density; space-saving in PCBs; placement of even more chips and components in PCBs; and finally, smaller PCBs.

I-Connect007Survey_17Nov16.JPG

Source: I-Connect007 Survey

However, vias are not without their own set of challenges. In our recent survey that focused on vias, respondents mentioned challenges such as impedance matching, routing, placement of vias, minimum size limitations, aspect ratio, and the limitations for the PCB manufacturer. One respondent commented: “In-pad vias in thermal pads and regular lands often cause processing issues. If they are tented, trapped residues and ‘popping’ are issues. If they are not tented, solder thieving is an issue. We have also tried using solder mask dams on the pad to prevent thieving with poor results. We also don't want to add more vias than necessary to meet the thermal target. In this case, more is not necessarily better as it may increase voiding at the thermal interface.” He added that more vias increase the drill time at the PCB fabricator side, and may increase cost.

Reliability is also an issue, per our survey. One respondent said that their QA department is concerned that tenting vias leaves contaminants in vias, which can affect the long-term reliability of the PCB assembly. He noted, though, that tenting vias help minimize solder problems, so he always tents vias. Apart from tenting, via filling, mask covering and plating are also challenges when dealing with vias.

To read this entire article, which appeared in the November 2016 issue of SMT Magazine, click here.

Share




Suggested Items

Real Time with … IPC APEX EXPO 2023: Mycronic Extends Reach

01/11/2023 | Nolan Johnson, I-Connect007
Clemens Jargon, senior vice president of High Flex at Mycronic, shares his thoughts about the company’s performance in 2022 (it was a strong year), plans for the new year (turnkey solutions), and what visitors to the Mycronic booth at the show can expect to see in the company’s state-of-the-art Iris™ 3D AOI vision technology.

Five-Star Reflow Recipes: Q&A With Rob Rowland

12/28/2022 | Andy Shaughnessy, I-Connect007
In this Q&A, Rob Rowland, director of engineering at Axiom Electronics, discusses his new IPC APEX EXPO Professional Development course, “Reflow Profiling Simplified,” on how to create a standardized methodology to accurately generate new reflow soldering profiles. Rob explains, “In this class, I’ll explain how I approached this work to help others develop similar methodologies for creating their own reflow soldering profiles. My presentation also includes the basic reflow profile recipes I have been using for the past 20 years.”

Essemtec: Manufacturing Moves In-house

12/28/2022 | Pete Starkey, I-Connect007
Pete Starkey talks with Kevin Domancich at Essemtec at electronica 2022 about the company integration within Nano Dimension and how the two companies have pioneered an exciting new end-to-end manufacturing solution that helps customers speed up production, cut costs, and keep their proprietary materials secure. In a world where time to market has become a priority consideration, this universal system has the potential to revolutionize the industry.



Copyright © 2023 I-Connect007 | IPC Publishing Group Inc. All rights reserved.